

G83/2-1 Engineering Recommendation

Type Approval and manufacturer/supplier declaration of compliance with the requirement of Engineering Recommendation G83/2-1.					liance with the requirements		
SSEG Type reference number			DQ140906				
SSEG Type			Solis-3P8k	(-4G			
System Supp	plier name		Ningbo Gir	nlong Techno	logies Co., Ltd.		
Address				gshan, Ningb	eafront (Binhai) Industrial o, Zhejiang,		
Tel	(+86) 574	6580 3377		Fax	(+86) 574 6578 1606		
E:mail	kun.zhang	@ginlong.com	า	Web site	www.ginlong.com		
			Connection Option				
		8	kW single phase, single, split or three phase system				
Maximur capa			kW three phase				
'	,		kW two phases in three phase system				
			kW two ph	ases split pha	ase system		
SSEG manufacturer/supplier declaration. I certify on behalf of the company named above as a manufacturer/supplier of Small Sc Embedded Generators, that all products manufactured/supplied by the company with above SSEG Type reference number will be manufactured and tested to ensure that t perform as stated in this Type Verification Test Report, prior to shipment to site and that site modifications are required to ensure that the product meets all the requirements G83/2-1.							
Signed			On behalf	of	Ginlong Technologies		



G83/2-1 Appendix 4 Type Verification Test Report

Power Quality. Harmonics. The requirement is specified in section 5.4.1, test procedure in Annex A or B 1.4.1								
	rating per ph		2.67	kW		√*3.68/rpp		
Harmonic		5% of rated	100% of r	ated output				
	Measured	utput Normalised	Measured	Normalised	Limit in BS	Higher limit		
	Value	Value	Value	Value	EN 61000-	for odd		
	(MV) in	(NV) in	(MV) in	(NV) in	3-2 in	harmonics 21		
	Amps	Amps	Amps	Amps	Amps	and above		
2	0.033	0.039	0.041	0.048	1.080			
3	0.231	0.275	0.211	0.262	2.300			
4	0.026	0.033	0.032	0.041	0.430			
5	0.127	0.136	0.134	0.144	1.140			
6	0.018	0.023	0.018	0.023	0.300			
7	0.084	0.095	0.059	0.072	0.770			
8	0.016	0.025	0.015	0.022	0.230			
9	0.034	0.043	0.041	0.057	0.400			
10	0.016	0.019	0.012	0.019	0.184			
11	0.035	0.046	0.048	0.060	0.330			
12	0.013	0.020	0.010	0.017	0.153			
13	0.024	0.034	0.033	0.041	0.210			
14	0.012	0.018	0.015	0.020	0.131			
15	0.025	0.027	0.019	0.026	0.150			
16	0.013	0.016	0.010	0.014	0.115			
17	0.025	0.028	0.017	0.022	0.132			
18	0.009	0.015	0.009	0.015	0.102			
19	0.013	0.024	0.024	0.032	0.118			
20	0.006	0.017	0.012	0.017	0.092			
21	0.005	0.013	0.004	0.012	0.107	0.160		
22	0.004	0.012	0.005	0.011	0.084			
23	0.006	0.015	0.009	0.013	0.098	0.147		
24	0.003	0.008	0.003	0.009	0.077			
25	0.005	0.009	0.013	0.016	0.090	0.135		
26	0.007	0.009	0.008	0.012	0.071			
27	0.009	0.013	0.002	0.008	0.083	0.124		
28	0.012	0.015	0.005	0.009	0.066			
29	0.014	0.018	0.012	0.016	0.078	0.117		
30	0.010	0.012	0.001	0.003	0.061			
31	0.011	0.014	0.006	0.008	0.073	0.109		
32	0.010	0.018	0.009	0.013	0.058			
33	0.003	0.008	0.006	0.009	0.068	0.102		
34	0.002	0.005	0.005	0.008	0.054			
35	0.002	0.005	0.005	0.007	0.064	0.096		
36	0.008	0.013	0.010	0.012	0.051	0.004		
37	0.003	0.007	0.004	0.006	0.061	0.091		



38	0.005	0.008	0.003	0.005	0.048	
39	0.002	0.006	0.004	0.006	0.058	0.087
40	0.002	0.005	0.002	0.006	0.046	

Note the higher limits for odd harmonics 21 and above are only allowable under certain conditions, if these higher limits are utilised please state the exemption used as detailed in part 6.2.3.4 of BS EN 61000-3-2 in the box below.

Power Quality. Voltage fluctuations and Flicker. The requirement is specified in section 5.4.2, test procedure in Annex A or B 1.4.3									
	Startin	ng		Stopp	ing			Running	
	d _{max}	d _c	d _(t)	d _{max}	d _c		d _(t)	P _{st}	P _{lt} 2 hours
Measured Values	0.38	0.32	0	0.36	0.2	3	0	0.07	0.08
							0.08		
Limits set under BS EN 61000-3-2	4%	3.3%	3.3% _{500ms}	4%	3.39	%	3.3% _{500ms}	1.0	0.65
Test start date 27. June.2018 Test end date 27. June.2018									
Test location	Ningbo	Ginlong	electrical	R&D L	AB				

Power Quality. DC injection.									
The requirement is specified in section 5.5, test procedure in Annex A or B 1.4.4									
Test power level	Test power level 10% 55% 100%								
Recorded value	15.2mA	18.5mA	17.7mA						
as % of rated AC current 0.121% 0.141% 0.134%									
Limit	0.25%	0.25%	0.25%						

Power Quality. Power factor.									
The requirement	The requirement is specified in section 5.6, test procedure in Annex A or B 1.4.2								
Test voltage	216.2V	230V	253V	Measured at three voltage levels and					
Measured value	>0.99	>0.99	>0.99	at full output.					
Limit	>0.95	>0.95	>0.95	Voltage to be maintained within ±1.5% of the stated level during the test.					



Protection.	Protection. Frequency tests								
The requirem	The requirement is specified in section 5.3.1, test procedure in Annex A or B 1.3.3								
Function	Setting		Trip test		"No trip tests"				
	Frequency	Time delay	Frequency	Time delay	Frequency /time	Confirm no trip			
U/F stage 1	47.55Hz	20s	47.55Hz	20.1s	47.7Hz / 25s	Yes			
U/F stage 2	47.05Hz	0.5s	47.05Hz	0.38s	47.2Hz / 19.98s	Yes			
					46.8Hz / 0.48s	Yes			
O/F stage 1	51.45Hz	90s	51.45Hz	90.4s	51.3Hz / 95s	Yes			
O/F stage 2	51.95Hz	0.5s	51.95Hz	0.41s	51.8Hz / 89.98s	Yes			
					52.2Hz / 0.48s	Yes			

	Protection. Voltage tests The requirement is specified in section 5.3.1, test procedure in Annex A or B 1.3.2								
Function	Setting								
	Voltage	Time delay	Voltage	Time delay	Voltage /time	Confirm no trip			
U/V stage 1	200.1V	2.5s	198	2.7s	204.1V / 3.5s	Yes			
U/V stage 2	184V	0.5s	182	0.42s	188V / 2.48s	Yes			
					180V / 0.48s	Yes			
O/V stage 1	262.2V	1.0s	264	1.2s	258.2V / 2.0s	Yes			
O/V stage 2	273.7V	0.5s	275	0.38s	269.7V / 0.98s	Yes			
					277.7V / 0.48s	Yes			

Note for Voltage tests the Voltage required to trip is the setting ±3.45V. The time delay can be measured at a larger deviation than the minimum required to operate the protection. The No trip tests need to be carried out at the setting ±4V and for the relevant times as shown in the table above to ensure that the protection will not trip in error.

Protection. Loss of Mains test. The requirement is specified in section 5.3.2, test procedure in Annex A or B 1.3.4							
Test Power	10%	55%	100%	10%	55%	100%	
Balancing load on islanded network	95% of SSEG output	95% of SSEG output	95% of SSEG output	105% of SSEG output	105% of SSEG output	105% of SSEG output	
Trip time. Limit is 0.5 seconds	0.41s	0.32s	0.46s	0.33s	0.29s	0.47s	

For Multi phase SSEGs confirm that the device shuts down correctly after the removal of a single fuse as well as operation of all phases.



Test Power	10%	55%	100%	10%	55%	100%
Balancing load on islanded network	95% of SSEG output	95% of SSEG output	95% of SSEG output	105% of SSEG output	105% of SSEG output	105% of SSEG output
Trip time. Ph1 fuse removed	0.36s	0.32s	0.38s	0.35s	0.37s	0.43s
Test Power	10%	55%	100%	10%	55%	100%
Balancing load on islanded network	95% of SSEG output	95% of SSEG output	95% of SSEG output	105% of SSEG output	105% of SSEG output	105% of SSEG output
Trip time. Ph2 fuse removed	0.33s	0.32s	0.48s	0.39s	0.28s	0.36s
Test Power	10%	55%	100%	10%	55%	100%
Balancing load on islanded network	95% of SSEG output	95% of SSEG output	95% of SSEG output	105% of SSEG output	105% of SSEG output	105% of SSEG output
Trip time. Ph3 fuse removed	0.37s	0.35s	0.43s	0.36s	0.27s	0.39s

Note for technologies which have a substantial shut down time this can be added to the 0.5 seconds in establishing that the trip occurred in less than 0.5s. Maximum shut down time could therefore be up to 1.0 seconds for these technologies.

Indicate additional shut down time included in above results.	0.3 ms
Note as an alternative, inverters can be tested to BS EN 62116. T	he following sub set of

Note as an alternative, inverters can be tested to BS EN 62116. The following sub-set of tests should be recorded in the following table.

Test power and iimbalance	33%	66%	100%	33%	66%	100%
	-5 Q	-5 Q	-5 Q	+5 Q	+5 Q	+5 Q
	test 22	test 12	test 5	test 31	test 21	test 10
Trip time. Limit is 0.5s	0.36s	0.33s	0.38s	0.36s	0.31s	0.41s



Protection. Frequency change, Stability test					
The requirement is specified in section 5.3.3, test procedure in Annex A or B 1.3.6					
Start Change End		End	Confirm no trip		
	Frequency	-	Frequency		
Positive Vector Shift	49.5Hz	+50 degrees		Yes	
Negative Vector Shift	50.5Hz	- 50 degrees		Yes	

Protection. Frequency change, RoCoF Stability test The requirement is appointed in agetion 5.3.3, test procedure in Appear A or B.4.3.6					
The requirement is specified in section 5.3.3, test procedure in Annex A or B 1.3.6					
Ramp range	Test frequency ramp:	Test Duration	Confirm no trip		
Positive Vector Shift	+0.95Hzs ⁻¹	2.1s	Yes		
Negative Vector Shift	-0.95Hzs ⁻¹	2.1s	Yes		

Protection. Re-connection timer.					
The requirement is specified in section 5.3.4, test procedure in Annex A or B 1.3.5					
Test should prove that the reconnection sequence starts after a minimum delay of 20 seconds for restoration of voltage and frequency to within the stage 1 settings of table 1.					
Time delay setting	Measured delay	Checks on no reconnection when voltage or frequency is brought to just outside stage 1 limits of table 1.			
30s	32s	At 266.2V	At 196.1V	At 47.4Hz	At 51.6Hz
Confirmation that not re-connect.	the SSEG does	Yes	Yes	Yes	Yes

Fault level contribution

Fault level contribution.					
The requirement is specified in section 5.7, test procedure in Annex A or B 1.4.6					
For a directly coupled SSEG			For a Inverter SSEG		
Parameter	Symbol	Value	Time after fault	Volts	Amps
Peak Short Circuit current	i_p		20ms	3.12V	46.3Apeak
Initial Value of aperiodic current	Α		100ms	0	0
Initial symmetrical short-circuit current*	I_k		250ms	0	0
Decaying (aperiodic) component of short circuit current*	i _{DC}		500ms	0	0
Reactance/Resistance Ratio of source*	$X/_R$		Time to trip	<20ms	In seconds



Self-Monitoring solid state switching The requirement is specified in section 5.3.1, No specified test requirements.	Yes/or NA
It has been verified that in the event of the solid state switching device failing to disconnect the SSEG, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 seconds.	NA

Additional comments		